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CHAPTER 1. INTRODUCTION 
The concept of an Integrated Services Digital Network (ISDN) has been evolving 
for several years. The principle behind ISDN is to connect the wide variety of existing 
networks in such a way that a single set of interfaces is available to the customer 
for all the network services required. In addition, the network will use end-to-end 
digital transmission and switching and will be standardized throughout the world for 
global communication possibilities. ISDN was designed to be implemented with the 
existing telecommunications network as the backbone. Therefore, the switching and 
transmission facilities will evolve from current technologies. 
In designing a communication system, there are several ways of ensuring all 
users can communicate with all other users. One way is to provide a physical path 
between each and every user. However, this becomes extremely expensive as the 
number of users increases. The technique used in the telecommunications network 
is based on providing switching centers or central offices to concentrate resources 
between users. The major functions of a central office are to provide a concentration 
point for user wiring and services, perform protocol functions, and route information 
between users. The telecommunications network is a connection-oriented system. 
Therefore, the original ISDN specifications rely on connection-oriented rather than 
connectionless service. Figure 1.1 shows a telecommunications network configuration. 
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Typically, several thousand users are physically connected to a central office. 
Whenever one user wishes to communicate with another, he passes the required 
information to the central office (e.g., destination address, source address, etc.). If 
the called party is also connected to the central office, a path is set up through 
the switching equipment to the destination line. If the path cannot be set up (due 
to network conditions) or the called party cannot be alerted, the calling party is 
informed. Otherwise, the call is established. 
If the called party is not connected to this central office, a route must be es¬ 
tablished through the network of central offices to reach this user. Various routing 
techniques can be used to determine the best path. The terminating central office 
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checks the status of this user and passes the information back through the path to 
the originating central office. The calling party and called party are then informed 
as explained above. The protocols specified for layers 1-3 of the International Stan¬ 
dards Organization’s (ISO) network architecture design are used to implement the 
communication. 
This scenario is used for circuit-switching as well as virtual circuit packet¬ 
switching call establishment. Connectionless-oriented packet switching does not re¬ 
quire a path to be established before the communication begins. However, since ISDN 
was designed with the connection-oriented telecommunications network in mind, this 
form of communication will be emphasized. 
The goal of this project was to design and implement a central office on an IBM- 
compatible personal computer (PC). The central office is to support ISDN interfaces 
and protocols. It will be used in a laboratory environment to provide ISDN switching 
services to end users for both voice and data. Details on the design are presented in 
Chapter 3. 
Method To implement a sizable central office on a PC, three PC interface 
boards were required. These are the: 
• Main Switch Card 
• U-Interface Card 
• S/T-Interface Card 
For the most part, Mitel[8] integrated circuits were used in the design. Mitel pro¬ 
vides most of the chips critical to the design of the central office: a 256 X 256 
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switch, U-interface, S/T-interface, timing generator, and High-Level Data Link Con¬ 
trol (HDLC) hardware functions. A Motorola microprocessor was used on the two 
interface cards to provide additional protocol implementation. 
The three boards interface to an IBM compatible PC XT. They communicate 
through the use of the IBM bus architecture. A Dual-Port Random Access Memory 
(RAM) is included on the interface boards to act as shared memory between the PC 
and the on-board microprocessor. 
The Main Switch Card was designed and built by a previous graduate student as 
a Master’s thesis project. I designed the S/T-Interface Card while another student 
designed the U-Interface Card. Some modification of the Main Switch Card was 
necessary to provide the most efficient operation of the central office. 
Organization of thesis Chapter 2 of the thesis gives a detailed description 
of ISDN including standards, architecture, transmission, and protocol specifications. 
Chapter 3 provides an in-depth look at the entire central office design explaining 
the implementation details of the major chips and an overview of the central office 
operation including protocol functions. Chapter 4 is a detailed description of the 
S/T-interface board. Software requirements and the conclusions reached from this 
research are in Chapter 5. 
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CHAPTER 2. ISDN 
An overview of an ISDN network is shown in Figure 2.1. The Local Exchange 
is another name for the central office. As can be seen in the diagram, ISDN services 
are available to the end users through the central office. It is anticipated that most 
central offices in the United States will have ISDN capabilities in the near future. 
ISDN Standards 
The definition and specifications for ISDN have been developed by the CCITT 
(International Telegraph and Telephone Consultative Committee), an international 
standards organization. Therefore, ISDN is an international standard that will be 
supported by networks throughout the world when it is in place. The first ISDN 
standard (G.705) was published through CCITT in 1980. This was simply a descrip¬ 
tion of the general concept of an ISDN. From 1980 to 1984, the I-series standards 
were developed and subsequently published. These standards were incomplete, but 
provided enough detail to start putting the integrated network into place. The I- 
series standards became even more detailed in 1988 with further updates published 
as needed. The structure of the I-series recommendations is shown in Figure 2.2. 
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Figure 2.1: ISDN conceptual view 
ISDN Architecture 
Transmission 
To implement ISDN, all transmission facilities between two users must be digital. 
This implies the use of T1 carrier or fiber optic technology for long-haul communi¬ 
cation. The twisted pair wiring currently in place for short distances can also be 
used for digital transmission. ISDN standards specify three types of channels: the 
B channel, the D channel, and the H channel. The B channel is 64 Kbps and will 
carry primarily voice, data, or video information. The D channel can be either 16 or 
64 Kbps and will carry signaling or telemetry information as well as low speed data. 
The H channel can be configured to provide 384, 1536, or 1920 Kbps and will be used 
for higher bandwidth requirements. 
7 
Figure 2.2: CCITT ISDN standards 
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Figure 2.3: ISDN channel packages 
There are currently two packages of channels being provided to users namely, 
the Basic Rate and Primary Rate. Figure 2.3 shows how the channels are allocated. 
The Basic Rate package consists of two 64 Kbps B channels and one 16 Kbps D 
channel. The Primary Rate offering is twenty-three 64 Kbps B channels and one 
64 Kbps D channel in North America and Japan. In Europe, the Primary Rate is 
thirty 64 Kbps B channels and one 64 Kbps D channel. Overhead is also required 
on the transmission facility for management. The work described in this thesis will 
implement the Basic Rate interface. 
Signaling for ISDN is done out-of-band. A separate network is used for trans¬ 
mitting signaling information from the user, throughout the network(s) involved in 
the routing, and to the destination. This signaling technology is CCIS (Common 
Channel Interoffice Signaling). 
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User-interfaces 
Several interfaces are specified in the standards for connecting to ISDN. These 
are shown in Figure 2.4. 
A description of the equipment types follows. 
1. TE1 (Terminal Equipment 1) - A TE1 is a customer premise device that sup¬ 
ports the standard ISDN interface. 
2. TE2 (Terminal Equipment 2) - A TE2 is any device that does not support the 
ISDN interface. 
3. TA (Terminal Adapter) - The TA provides an interface between the TE2 and 
ISDN. 
4. NT1 (Network Termination 1) - This is the termination of the network on the 
customer’s premises. The NT1 supports primarily the layer 1 functionality in 
the ISO architecture. 
5. NT2 (Network Termination 2) - The NT2 performs the layer 2 functions in the 
ISO stack and may include some of the layer 3 functions. The NT2 may be 
separate equipment (such as a PBX), but it can be physically combined with 
the NT1 (as an NT12 device) or with the TE1 (ISDN terminal). 
The interface described by each reference point is also shown in Figure 2.4. 
The delineations these reference points represent are easily seen from the figure. 
One interesting observation is that these reference points are not always obvious 
in actual customer implementations of ISDN. This is because, in many cases, the 
equipment manufactured does not follow the demarcations suggested in the standards 
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(as mentioned under NT2 above). Also, in the standards, the T interface separates 
the network provider’s equipment from the user’s equipment. This is the case in most 
countries. However, in the United States, the U interface provides this separation. 
(The NT1 is customer equipment in the U.S.). 
The ISDN central office designed and implemented in this project provides access 
for either a U or T interface from the customer premise equipment. 
ISDN Protocols 
The protocols developed for the interaction between the ISDN user and the 
network and between two ISDN users were designed with the ISO framework in mind. 
As a network, ISDN is defined for layers 1-3 only of the ISO model. The upper layers 
(4-7) are end-to-end layers used for the exchange of information between end users 
and are not the concern of ISDN. Figure 2.5 relates the ISDN protocols to the ISO 
model. 
The layer 1 protocol is defined in 1.430 and 1.431 and specifies the physical 
interface for both primary and basic access. The physical layer is accessed by the 
user at the S, T, or U reference points. The following functions are included: [9] 
• Encoding of digital transmission across the interface 
• Full duplex transmission of B-channel and D-channel data 
• Multiplexing of channels to form the basic and primary access transmission 
structure 
• Activation and deactivation of the physical circuit 
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Figure 2.5: ISDN protocols in the ISO structure 
• Power feeding from the network termination to the terminal 
• Terminal identification 
• Faulty terminal isolation 
• D channel contention access (for multipoint configurations). 
The layer 2 protocol structure primarily uses LAP-D. In ISDN, the D channel 
supports control signaling, packet switching, and telemetry; the B channel supports 
circuit switching, semipermanent circuits, and packet switching. All LAP-D commu¬ 
nication flows on the D Channel. At the Data Link layer, LAP-D is used to: 
1. establish the data link connection; 
2. provide error-protected transmission of data; 
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3. re-establish data link connection when necessary. 
LAP-D is concerned with two levels of multiplexing: 
1. at the subscriber site where multiple user devices may share the same physical 
interface 
2. within each user device where multiple types of traffic (e.g., data, voice, signal¬ 
ing) may be transmitted simultaneously. 
The B channel is used to transfer data in the circuit switched connection or in 
a semipermanent circuit once set-up is completed using the D channel. In packet 
switching, a circuit switched connection is setup on the B channel between the user 
and the switching node using LAP-D. Then the user employs X.25 levels 2 and 
3 to establish a virtual circuit to another user over that channel and to exchange 
packetized data. 
At layer 3, the call control protocol used is Q.931 which is defined in 1.451. In gen¬ 
eral, a layer 3 protocol is responsible for establishing, maintaining, and terminating 
network connections across the network. It may also provide supplementary services. 
Q.931 is designed to control both circuit-switched and packet-switched paths. The 
functions performed by Q.931 are [4]: 
• processing of primitives for communicating with the data link layer; 
• generation and interpretation of layer 3 messages for peer-level communication; 
• administration of timers and logical entities (e.g., call-references) used in the 
call control procedures; 
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• administration of access resources including B channels and packet-layer logical 
channels; 
• checking to ensure that services provided are consistent with user requirements. 
The following functions may also be performed at layer 3: 
• routing and relaying; 
• network connection control; 
• conveying user-to-network and network-to-user information; 
• network connection multiplexing; 
• segmenting and reassembly; 
As defined in the ISO model for network architecture, the adjacent layers com¬ 
municate through the use of primitives. Services are provided by a lower layer to an 
upper layer. In the case of ISDN, the physical layer provides services to the data link 
layer (LAP-D) which in turn provides services to the network layer (Q.931). Services 
are provided at Service Access Points (SAPs). 
The central office is designed to support all currently specified protocols for 
ISDN. LAP-D and Q.931 will be implemented in software at a later time. 
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CHAPTER 3. DESIGN OF THE CENTRAL OFFICE 
The central office is implemented using three Personal Computer (PC) interface 
boards. They are designed to interface to an IBM compatible PC XT. The interface 
bus is outlined in Figure 3.1. 
Recall, the three PC interface cards consist of: 
• Main Switch Card 
• U-Interface Card 
• T-Interface Card 
The main switch card provides the routing, timing, and monitoring functions for the 
central office. It is controlled by the PC itself and contains no other processors. It 
implements all the functions of a real central office except the direct interface to the 
end users. These interfaces are provided on the two remaining cards - one containing 
eight U-interface end user connections and the other containing eight S/T-interface 
end user connections along with the necessary support chips for proper protocol 
implementation. The main switch can support 256 inputs and 256 outputs. The 
equipment currently available uses only 64 inputs and 64 outputs. A block diagram 
of the design is shown in Figure 3.2. 
The three PC boards are connected via a ribbon cable. As stated previously, 
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Figure 3.1: IBM bus interface 
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the user interface chips, switch matrix chip, and timing chips are all based on Mitel 
technology. Data flows to and from each card using the Mitel defined ST-BUS (Serial 
Telecom Bus). 
ST-BUS 
The ST-BUS was designed by Mitel to provide data transfer and control capabil¬ 
ity between Mitel integrated circuits. It consists of a serial data stream of thirty-two 
64 Kbps channels. This corresponds to an overall data rate of 2048 Kbps. The 64 
Kbps channel structure makes the ST-BUS compatible with the ISDN transmission 
channel definitions. 
The ST-BUS uses a synchronous Time Division Multiplexing (TDM) busing 
scheme. The frame boundary is identified by a frame pulse that repeats at an 8 KHz 
rate. All data is clocked into the specified device on the appropriate edge of the clock 
signal [8]. Each chip that interfaces to the ST-BUS uses the following nomenclature 
for information flow direction: STi refers to data flowing into the device and STo 
refers to data flowing out of the device. If more than one interface is provided, the 
inputs and outputs are numbered (e.g. STiO, STil, SToO, STol). Figure 3.3 shows 
the channel layout used when the ST-BUS interfaces to an ISDN device. 
The ISDN interface chips can be daisy-chained in such a way that the ST-BUS 
carries eight devices full ISDN data requirements in the 32 channel format allocating 
4 channels per device (two B channels, one D channel, and one control (C) channel). 
This operation will be discussed in detail in Chapter 4. 
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Figure 3.3: ST-BUS channel structure 
Main Switch Card 
Digital crosspoint switch 
The major element of the main switch card is the MT8980 Digital Time/Space 
Crosspoint Switch. This chip features eight 32-channel ST-BUS inputs and eight 
32-channel ST-BUS outputs. The input stream can be switched to any output data 
stream on a channel by channel basis. For example, channel 1 of ST-BUS input 6 can 
be switched to channel 6 of ST-BUS output 3. It is assumed the input and output 
consists of PCM-encoded voice or data. 
The setup and routing performed by the switch is controlled by the PC in the 
central office design. The PC also has read and write access to individual ST-BUS 
channels which allows a monitoring function to be provided. 
The data that is received serially at each input is converted to 8-bit words (which 
is the channel size) and stored in the 256 x 8 data memory. One data memory 
location is specified for each channel of an ST-BUS input. These memory locations 
can be read by the PC. In addition, a connection memory is associated with each 
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ST-BUS output stream. The connection memory is divided into a low and high part. 
The low section specifies whether the data to be output originates from an ST-BUS 
input channel or from the microprocessor itself. The high section allows the ST-BUS 
outputs to be allocated as broadcast channels from the microprocessor or to be put 
into a high-impedance state. 
The LAP-D and Q.931 protocol messages exchanged between the end user termi¬ 
nal equipment and the central office contain the instructions for establishing, main¬ 
taining, and terminating a connection. The method the PC uses for decoding these 
messages and performing the specified functions is explained later in the Overall 
Operation of the Central Office Section. 
Timing and synchronization 
The timing and synchronization for the three PC boards originates from the main 
switch card. The MT8940 Tl/CEPT Digital Trunk PLL provides this function. The 
MT8940 is actually a dual phase-locked loop (PLL); the first PLL provides the T1 
interface (1.544 MHz) timing signals while the second PLL provides the timing signals 
for the CEPT or ST-BUS. Since the Tl/CEPT interfaces are not implemented in this 
central office design, the ST-BUS timing is of particular concern. It is generated by 
locking the second PLL to an external 8 KHz clock signal (comparing internally and 
externally generated signals with regard to phase to insure accuracy). The master 
clock source for PLL 2 is 16.388 MHz. 
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Signals available to interface cards 
The ribbon cable that provides the interface between the three PC boards allows 
access to all of the switch’s ST-BUS input and output lines as well as the timing 
functions provided by the PLL. The connections are detailed in Table 3.1. 
Interface Cards 
Each of the cards designed to interface to the main switch card have a similar 
layout. However, because of differences in the functions provided by the U-interface 
Mitel chip and T-interface Mitel chip, there are some internal discrepancies. The two 
main purposes of the interface cards are: 
1. to provide the U and T interface options to the end users 
2. to perform a large portion of the protocol functions necessary 
to implement ISDN at the network level. 
A block diagram of the general design for the two interface boards is shown in 
Figure 3.4. Each board consists of a microprocessor, eight interface chips, some 
HDLC functionality, and various support requirements. (The LAP-D protocol used 
for ISDN uses a subset of the HDLC specifications.) The supporting chips will not 
be discussed in detail here because they vary for each card. The T interface card is 
discussed in Chapter 4. 
The microprocessor used is the Motorola 6809. One of its major functions is 
to gather the LAP-D protocol packets as they arrive and perform the necessary 
decoding. It is also the interface for outgoing LAP-D packets. The microprocessor 
communicates with the PC through the use of a Dual-Port RAM. Recall that the PC 
Table 3.1: Interconnection scheme 
PIN # DESCRIPTION 
1 C4b - TIMING SIGNAL 
2 C2i - TIMING SIGNAL 
3 CIO - TIMING SIGNAL 
4 FOb - SYSTEM SIGNAL 
5 STiO - ST-BUS INPUT 0 
6 STil - ST-BUS INPUT 1 
7 STi2 - ST-BUS INPUT 2 
8 STi3 - ST-BUS INPUT 3 
9 STi4 - ST-BUS INPUT 4 
10 STi5 - ST-BUS INPUT 5 
11 STi6 - ST-BUS INPUT 6 
12 STi7 - ST-BUS INPUT 7 
13 STO0 - ST-BUS OUTPUT 0 
14 STol - ST-BUS OUTPUT 1 
15 STo2 - ST-BUS OUTPUT 2 
16 STo3 - ST-BUS OUTPUT 3 
17 STo4 - ST-BUS OUTPUT 4 
18 STo5 - ST-BUS OUTPUT 5 
19 STo6 - ST-BUS OUTPUT 6 
20 STo7 - ST-BUS OUTPUT 7 
21-26 TTNIISFn 
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Figure 3.4: Block diagram of interface card design 
is used to configure the main switch for routing requirements and it is planned that 
the PC will provide the Q.931 protocol functionality. Information is passed to and 
from the processors using the Dual-Port RAM. Using the MC6809 for tedious data 
collection and analysis allows for efficient and flexible use of the PC for management 
and monitoring capabilities. The MC6809 is also required in terms of the speed 
necessary to perform the LAP-D functions. The MC6809 processor also makes use 
of an EPROM (Erasable Programmable Read Only Memory) and a RAM. 
The interface chips are daisy-chained so they can be represented on a single 
ST-BUS input and output stream from the main switch. Each chip requires two B 
channels, one D channel, and one Control channel on the ST-BUS for a total of 32 
channels for the 8 chips. The ST-BUS interface to the main switch is hardwired 
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from the interface chips to a certain input and output stream. The actual jacks 
used for Terminal Equipment (TE) are on two separate boards (one for U and one 
for T) located outside the PC. The U-Interface Board allows up to eight users to 
be connected whereas the T-Interface Board will allow up to sixty-four users due to 
a multipoint interface (eight users can be physically connected to each Basic Rate 
Interface). 
Overall Operation of the Central Office 
A call scenario will be briefly analyzed to give an adequate overview of the 
operation of the central office. Since we have no trunk interface at this time, the 
option of an incoming call originating at another central office will not be discussed. 
For simplicity, a voice call is examined. 
Suppose a user on the U-Interface board wishes to make a call. This user will be 
known as the calling party. The user they wish to communicate with is located on 
the T-interface card and will be specified as the called party. The following itemizes 
the steps that must take place. 
1. The calling party alerts the TE that a call is to be made. (This is probably 
done by picking up the handset.) 
2. The TE sends the appropriate LAP-D messages (incorporating Q.931 informa¬ 
tion) for call setup to the central office (U-Interface Board). 
3. The microprocessor on the U-Interface Board sees the activity on one of the U- 
chips, gets the packet, decodes the message, and sends the appropriate go-ahead 
back to the TE. 
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4. The TE then sends the digits (or address) of the called party. 
5. The microprocessor collects the digits and puts the required information into 
the Dual-Port RAM for the PC to analyze. 
6. The microprocessor alerts the PC of incoming information. 
7. The PC reads from the Dual-Port RAM and checks its routing information for 
the called party’s location. It then sets up the route through the switch, sets 
the options requested, and checks the status of the called party’s line for the 
availability of a B channel. 
8. The PC writes the status information back to the Dual-Port RAM and alerts 
the microprocessor of its presence. 
9. The microprocessor checks the reply and, assuming a B channel is available to 
the called party, sends the call proceeding packet back to the TE. 
10. The TE alerts the calling party of the status and the call. In the meantime, 
the T-Interface microprocessor is alerting the called party’s TE of an incoming 
call. 
11. The called party responds and the connection is established. 
A similar set of events occurs for terminating a call or setting up a data connec¬ 
tion. The protocol information flows between the TE and the appropriate micropro¬ 
cessor and finally to the PC if necessary. 
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CHAPTER 4. T-INTERFACE CARD DETAILS 
A block diagram of the T-interface card is shown in Figure 4.1. The main sections 
of the card are the: 
• reference point T user interfaces (MT8930s) 
• interrupt control 
• Motorola 6809 microprocessor (including RAM and EPROM) 
• Dual-Port RAM. 
Most of the functions of the T-interface card have been outlined in previous sections. 
This chapter will provide a functional description of the chips including interconnec¬ 
tion schemes and operational details. 
MT8930 
The MT8930 or Subscriber Network Interface Circuit (SNIC) is a multifunctional 
chip. A block diagram of the MT8930 is shown in Figure 4.2. 
As seen in the diagram, the MT8930 provides an interface to the user using the 
CCITT defined standard S/T interfaces (supporting full-duplex 2B+D transmission), 
an interface to a microprocessor for control and status information, an ST-BUS in¬ 
terface, and various supporting features including some HDLC functionality and D 
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Figure 4.1: T-interface board block diagram 
Figure 4.2: MTS930 block diagram 
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channel access contention resolution. Timing is also done on-chip so a crystal is not 
required. The MT8930 can be used in either a Network Termination or Terminal 
Equipment device. The central office uses the Network Termination mode. 
The ST-BUS interface, HDLC transceiver, and S/T-interface are interconnected 
by high speed data buses [8]. The data coming in on the two B channels or the 
D channel can be accessed by the ST-BUS or the microprocessor port. C channel 
information (control and status) is also available in this way. Only the microprocessor 
can access depacketized D channel information, however. 
S/T interface 
The S/T interface provided by the MT8930 is a four-wire connection that sup¬ 
ports two B channels and one D channel as defined in the Basic Rate access interface. 
With two B channels at 64 Kbps and one D channel at a rate of 16 Kbps, the band¬ 
width available to the user is 144 Kbps. 48 Kbps is used for synchronization and 
overhead for a total bandwidth of 192 Kbps. 
Wiring options Three distinct wiring configurations are described in the 
ISDN standards for the S/T interface: 
1. Point-to-Point 
2. Short Passive Bus 
3. Extended Passive Bus 
Passive bus configurations use a point-to-multipoint layout. All of these configura¬ 
tions are supported by the MT8930 as summarized in Figure 4.3. The wiring con- 
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POINT-TO-POINT CONFIGURATION 
TR - TERMINATION RESISTOR (100 OHMS) 
Figure 4.3: S/T interface wiring options 
figuration to be used is selected using the timing bit of the control register. (More 
information on the registers will be detailed in the microprocessor interface section). 
In a multipoint (or passive bus) environment, up to eight Terminal Equipment 
devices can be connected to a single interface. However, only two B channels and 
one D channel are available in total for all eight users. Therefore, contention is likely. 
The MT8930 provides a contention resolution algorithm. 
The Extended Passive Bus Configuration provided by the MT8930 is actually 
a variation of the standard. In this star configuration, all information received on 
the S/T interface will be received by all TE’s. Each TE will also see information 
transmitted from all other TE’s. Therefore, they behave as if they were on a single 
bus. 
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BINARY 
VALUE 1 0 1 
LINE 
SIGNAL- 
A 
VIOLATION 
Figure 4.4: S/T interface line code 
Signaling on the S/T interface The line code used on the S/T interface 
uses Alternate Zero Inversion where the zeros are represented as alternating highs 
and lows on the line. Ones are encoded as no signal. Figure 4.4 shows an example 
of the coding scheme. A violation occurs when successive zeros do not alternate in 
polarity. 
The frame structure varies depending on whether the information flows from the 
NT to the TE or from the TE to the NT. A NT to TE frame consists of the following 
sections: 
• Framing bit (F) 
• B1 and B2 channel data (B1,B2) 
• DC balancing bit (L) 
• D channel bits (D0,D1) 
• Auxiliary framing and N bit (Fa, N) 
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NT to TE 
E D1 L F L B1 81 Bl 81 Bl 81 B1 B1 E DO A FA N 82 B2 B2 B2 B2 82 B2 82 E D1 • 
• • • 
Figure 4.5: NT to TE frame structure 
• Activation bit (A) 
• D-echo channel bits (E) 
• Multiframing bit (M) 
• Spare bit (S) 
Figure 4.5 shows an example of NT to TE framing. 
A frame is delineated through the use of a code violation. The frame DC balanc¬ 
ing bit (L) follows the framing bit (F). The L bit is used to remove any DC content 
from the line. The eight Bl channel data bits come after the L bit. To ensure framing 
alignment, the first zero in the Bl data also causes a coding violation. If all the Bl 
channel bits are l’s, the auxiliary framing bit (Fa) will violate the code. The Fa 
and N bits are used to identify a multiframe structure along with the M bit. The 
activation bit is used as a signal to determine if synchronization is reached between 
the NT and TE. The D-echo channel bits provide an echo of whatever information 
has been transmitted from the TE to the NT on the D channel. This is used in the 
contention algorithm explained later in the next subsection. 
The TE to NT frame is much simpler because it does not have to account for 
multiple users on the line. The frame structure includes: 
• Framing bit (F) 
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• B1 and B2 channel data (B1,B2) 
• DC balancing bits (L) 
• D channel bits (DO, Dl) 
• Auxiliary framing bit (Fa) or Q-channel (used in multiframing) 
These bits are used in the same way as described for the NT to TE signals. An 
example of the structure is shown in Figure 4.6. 
L Dl L F L B1 B1 B1 B1 B1 Bl B1 Bl L DO L FA L B2 B2 82 B2 B2 B2 B2 B2 L D1 
TE to NT 1 • • • 
Figure 4.6: TE to NT frame structure 
D Channel contention resolution Because up to eight users may share a 
single D channel, an algorithm is needed to arbitrate access. The contention resolu¬ 
tion is designed to work as follows: 
1. When a terminal is idle, it transmits a series of l’s onto the S/T interface to 
the network which corresponds to no signal. 
2. The network echoes whatever signals it receives back onto the S/T interface in 
the E bits. 
3. When a terminal wishes to gain access to the D channel, it counts the number 
of l’s being echoed back in the E bits. (Recall, if a 1 is echoed, no activity is 
taking place on the line). 
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4. A threshold is set for each terminal depending on when it last gained access 
to the channel and depending on the type of information it wishes to transmit 
(signaling, data, or telemetry). Table 4.1 shows the threshold values. 
Table 4.1: Threshold values in D channel contention 
PRIORITY HAS TE SENT 
DATA ? 
THRESHOLD 
DATA/SIGNAL NO 8 
YES 9 
TELEMETRY NO 10 
YES 11 
5. The terminal must count up to its threshold before it is allowed access. 
6. Once the threshold is reached, the terminal may transmit its data. However, 
after the start of transmit, the E bits must be monitored to ensure that what 
was received by the NT is what was sent by this TE. Otherwise, another TE 
must have accessed the D channel simultaneously. If the echo bits do not match, 
only the TE whose bits are being echoed can continue. All others must abort 
transmission and start counting from zero again. 
A flowchart of the algorithm is given in Figure 4.7. 
ST-BUS interface 
In the central office design, the ST-BUS is used to communicate with the main 
switch on a different PC interface board. The ST-BUS is the means of establishing 
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[-4^  ( 8/2048 ) MS ►! 
FOb 
C4b 
ST-BUS 
BIT CELLS 
CHANNEL 31 
BITO 
CHANNEL 0 
BIT 7 
CHANNEL 0 
BIT 6 
CHANNEL 0 
BIT 5 
CHANNEL 0 
BIT 4 
Figure 4.8: MT8930 ST-BUS channel usage 
either a circuit-switched or data-switched connection through the central office. 
As explained in the ST-BUS section of Chapter 3, an ST-BUS consists of thirty- 
two 64 Kbps channels for a total data rate of 2048 Kbps. A frame pulse (FOb) is used 
to identify ST-BUS frame boundaries. Since the MT8930 is being used in NT mode 
for this application, timing for the S/T interface and ST-BUS interface is provided 
from an outside source. 
The MT8930 typically uses channels 0 through 3 of the ST-BUS for ISDN infor¬ 
mation transfer. Figure 4.8 details the channel allocation. 
Up to eight MT8930’s can be daisy-chained to use a single ST-BUS interface. 
The central office design uses this configuration. Figure 4.9 summarizes the daisy- 
chaining layout. 
3T-BUS CLOCK 
3T-BUS STREAM 
SYSTEM 
FRAME PULSE 
m m ACTIVE ON CH. 0-3 ACTIVE ON CH 4-7 m ACTIVE ON CH. 8-11 YU ACTIVE ON CH 12-15 
MT8930 MT8930 MT8930 MT8930 
FOb 
FOod 
FOb 
FOod fl 
FOb" 
FOod 
FOb" 
FOod 
Figure 4.9: MT8930 daisy-chaining configuration 
The system timing pulse (FOb) is an input to the first MT8930 only. This 
chip will use channels 0 through 3 of the ST-BUS. The MT8930 then generates a 
delayed timing pulse (FOod) that is an input to the next MT8930 in the chain. It is 
seen as a system pulse by this second MT8930 so it uses the next four channels for 
data transmission (channels 4 through 7). This continues until the eighth chip uses 
channels 28 through 31. Then the system pulse is generated at the first chip again 
and the cycle starts over. 
Microprocessor interface 
The microprocessor port is a parallel interface that is compatible with either the 
Motorola or Intel bus structures. It allows complete control of the HDLC transceiver 
and access to all data, control, and status registers [8]. Sixteen registers are defined 
within the MT8930. The microprocessor may read from or write to any register. 
Table 4.2 lists the registers with descriptions. The first eight registers (addresses 
00^ to 07# ) can be accessed asynchronously with no interrupt in the data flow. 
Access to the second set of registers (addresses 08 JJ to 0) must be synchronized 
with the New Data Available (NDA) signal or an error may occur in transmission. 
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2 2 MAX. 260 2 1 
FLAG ADDRESS CONTROL DATA FCS FLAG 
BITS /1 1 6 1 7 "■ v 
C/R SAPI EA TEI 
Figure 4.10: LAP-D frame 
The C-channel Register can be defined as either a control register or a diagnostic 
register depending on the value of the least significant bit. Appendix A gives detailed 
descriptions of the Master Control Register, ST-BUS Control Register, C-Channel 
Registers (diagnostic and control), and the Status Register. 
HDLC/LAP-D operation 
Although the MT8930 uses the term HDLC in its description of the protocol 
supported, the type of functions provided by HDLC hardware actually pertain to 
LAP-D as well. Therefore, the functions the MT8930 hardware provides for the 
LAP-D protocol will be emphasized in this section of the document. 
A standard LAP-D frame is shown in Figure 4.10. 
• Flag: 01111110 
• Address: 
1. EA - Address field Extension bit 
2. C/R - Command/Response field bit 
3. SAPI - Service Access Point Identifier 
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Table 4.2: MT8930 register address map and descriptions 
ADDRESS LINES WRITE READ 
A4 A3 A2 A1 AO 
0 0 0 0 0 MASTER CONTROL 
REGISTER 
VERIFY 
A 0 0 0 0 1 ST-BUS CONTROL 
REGISTER 
VERIFY 
S 0 0 0 1 0 HDLC CONTROL 
REGISTER 1 
VERIFY 
Y 0 0 0 1 1 HDLC CONTROL 
REGISTER 2 
HDLC STATUS 
REGISTER 
N 0 0 1 0 0 HDLC INTERRUPT 
MASK REGISTER 
HDLC INTERRUPT 
STATUS REGISTER 
C 0 0 1 0 1 HDLC Tx FIFO HDLC Rx FIFO 
0 0 1 1 0 HDLC ADDRESS BYTE 
#1 REGISTER 
VERIFY 
0 0 1 1 1 HDLC ADDRESS BYTE 
#2 REGISTER 
VERIFY 
0 1 0 0 0 C-CHANNEL 
REGISTER 
DSTi C-CHANNEL 
0 1 0 0 1 DSTo C-CHANNEL C-CHANNEL STATUS 
REGISTER 
S 0 1 0 1 0 S-BUS TX D- 
CHANNEL 
DSTi D-CHANNEL 
Y 0 1 0 1 1 DSTO D-CHANNEL S-BUS Rx D- 
CHANNEL 
N 0 1 1 0 0 S-BUS Tx Bl- 
CHANNEL 
DSTi Bl-CHANNEL 
C 0 1 1 0 1 DSTo B1-CHANNEL S-BUS RX Bl- 
CHANNEL 
0 1 1 1 0 S-BUS Tx 82- 
CHANNEL 
DSTi B2-CHANNEL 
0 1 1 1 1 DSTo B2-CHANNEL S-BUS RX 82- 
CHANNEL 
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4. TEI - Terminal Endpoint Identifier 
• Control: 
1. Information Frame (I-Frame) 
2. Supervisory Frame (S-Frame) 
3. Unnumbered Frame (U-Frame) 
• Data: Maximum of 260 octets 
• FCS: Frame Check Sequence 
The flag is used to mark the beginning and end of a frame. Bit stuffing is used 
to protect against errors due to a flag sequence appearing arbitrarily in data. The 
address field contains information about the actual user endpoint location. The 
control field distinguishes between the types of packets that can be sent; certain 
bit patterns are used to identify each type of frame. An I-Frame contains data or 
information, an S-Frame carries mostly control-type data such as acknowledgements, 
and a U-Frame is used for changing the options used on the circuit. The FCS uses 
the cyclic redundancy check technology for error detection. The polynomial used is 
defined by CCITT as G(x) = xl& + x12+x5 + im 
The HDLC hardware on the MT8930 generates and receives LAP-D information 
in a slightly different frame format although all the functionality is still available. 
The packet layout is shown in Figure 4.11. 
The hardware on the MT8930 will perform the following basic LAP-D functions: 
• transmit and receive the packetized data 
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FLAG DATA FIELD FCS FLAG 
ONE 
BYTE 
n BYTES 
(n>=2) 
TWO 
BYTES 
ONE 
BYTE 
Figure 4.11: HDLC packet supported by MT8930 
• provide bit stuffing and deletion 
• generate and detect flags as required 
• provide the cyclic redundancy check. 
The MT8930 will also: 
• recognize a single byte, dual byte, or an all call address in a received frame 
(based on register values) 
• allow independent port selection for transmitted or received data (S/T interface 
or ST-BUS interface) 
• abort a frame when directed 
• fill interframe time with either an idle state transmission (all l’s) or continuous 
flags (again depending on programming) 
• discontinue framing functions and send straight data when desired. 
HDLC programming is done through setting the bits in several registers. Table 4.2 
summarizes the HDLC registers. Appendix B contains a complete description of the 
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Table 4.3: HDLC interrupt mask register - write address 00100 (binary) 
BIT NAME DESCRIPTION 
B7 EnGA A '1' WILL ENABLE THE GO-AHEAD INTERRUPT 
SIGNAL WHICH IS IDENTIFIED BY THE 
RECEPTION OF 01111110. A '0' WILL DISABLE 
IT. 
B6 EnEOPD A '1' WILL ENABLE THE RECEIVED END OF 
PACKET INTERRUPT. A 'O' WILL DISABLE IT. 
B5 EnTEOP A '1' WILL ENABLE THE TRANSMIT END OF 
PACKET INTERRUPT. A '0' WILL DISABLE IT. 
B4 EnFA A '1' WILL ENABLE THE FRAME ABORT 
INTERRUPT. A '0' WILL DISABLE IT. 
B3 EnTxFL A '1' WILL ENABLE THE TRANSMIT FIFO LOW 
INTERRUPT. A '0' WILL DISABLE IT. 
B2 EnTxFun A '1' WILL ENABLE THE TRANSMIT FIFO 
UNDERRUN INTERRUPT. A '0' WILL DISABLE. 
B1 EnRxFF A '1' WILL ENABLE THE RECEIVE FIFO FULL 
INTERRUPT. A '0' WILL DISABLE IT. 
BO EnRxFov A '1' WILL ENABLE THE RECEIVE FIFO 
OVERFLOW INTERRUPT. A '0' WILL DISABLE. ' 
registers. The HDLC Interrupt Mask Register and Status Register are of particular 
concern to the operation of the central office. Therefore, they will be discussed in 
more detail. 
The LAP-D operation of the central office is interrupt driven. The microproces¬ 
sor must be interrupted when a packet is received. This will enable the microprocessor 
to read and store the packet. Other interrupts may also be desirable depending on 
the functions being performed. The HDLC Interrupt Mask Register must be set to 
interrupt the microprocessor when these events occur. Table 4.3 shows the options 
available. Once an interrupt is received, the HDLC Interrupt Status Register will 
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be read by the microprocessor to determine which type of interrupt occurred. A 
description of this register is found in Table 4.4. 
Transmit operation The HDLC Control Registers play a big part in the 
sequence used to transmit a packet. First, to enable the transmitter, the TxEN bit 
must be set in Control Register 1. Then as data is ready to be transmitted, it is 
written into the HDLC transmit 19-byte deep FIFO in a bytewide manner. The 
transmitter will detect the data and start transmitting an opening flag (assuming 
the line is idle). The rest of the packet will follow according to the frame format. 
Before the last byte of data is written to the FIFO, the End of Packet (EOP) bit 
in Control Register 2 must be set. An error will occur if the EOP is not set and an 
abort sequence will follow. (If the packet was less than two bytes long, the MT8930 
will not abort). It is important to check the Status Register before writing a byte to 
the transmitter. If the FIFO is already full, the new byte will overwrite the pending 
one. 
Receive operation To enable the receive section of the MT8930’s HDLC/- 
LAP-B hardware, the RxEN bit must be set in HDLC Control Register 1. If address 
detection and recognition is desired, the appropriate bits must be set in the Address 
Recognition Registers (described in Appendix B) and this feature must be enabled by 
setting the ADRec bit in Control Register 1. When an incoming flag is detected, the 
receiver synchronizes itself to the incoming data. When an incoming packet appears, 
reverse bit stuffing is performed and the FCS is calculated. If the packet is valid, it 
is written to the 19-byte deep FIFO in a bytewide manner. (If address recognition 
is employed, only those packets that match the desired address are written to the 
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Table 4.4: HDLC interrupt status register - read address 00100 (binary) 
BIT NAME DESCRIPTION 
B7 GA A '1' INDICATES THAT A GO-AHEAD SEQUENCE 
HAS BEEN DETECTED ON THE RECEIVED HDLC D- 
CHANNEL. 
B6 EOPD A '1' INDICATES THAT AN END OF PACKET HAS 
BEEN DETECTED ONT THE HDLC RECEIVER. THIS 
CAN BE IN THE FORM OF A FLAG, AN ABORT 
SEQUENCE OR AS AN INVALID PACKET. 
B5 TEOP A '1' INDICATES THAT THE TRANSMITTER HAS 
FINISHED SENDING THE CLOSING FLAG OF THE 
LAST PACKET IN THE Tx FIFO. 
B4 FA A '1' INDICATES THAT THE RECEIVER HAS 
DETECTED A FRAME ABORT SEQUENCE ON THE 
RECEIVED DATA STREAM. 
B3 - TxFL A '1' INDICATES THAT THE DEVICE HAS ONLY 
4 BYTES REMAINING IN THE Tx FIFO. THIS 
BIT HAS SIGNIFICANCE ONLY WHEN THE Tx 
FIFO IS BEING DEPLETED AND NOT WHEN IT IS 
GETTING LOADED. 
B2 TxFun A '1' INDICATES THAT THE Tx FIFO IS EMPTY 
WITHOUT BEING GIVEN THE 'END OF PACKET' 
INDICATION. THE HDLC WILL TRANSMIT AN 
ABORT SEQUENCE AFTER ENCOUNTERING AN 
UNDERRUN CONDITION. 
B1 RxFF A '1' INDICATES THAT THE HDLC CONTROLLER 
HAS ACCUMULATED AT LEAST 15 BYTES IN THE 
Rx FIFO. 
BO RxFov A '1' INDICATES THAT THE Rx FIFO HAS 
OVERFLOWN (i.e. AN ATTEMPT TO WRITE TO A 
FULL Rx FIFO). THE HDLC WILL ALWAYS 
DISABLE THE RECEIVER ONCE THE RECEIVE 
OVERFLOW HAS BEEN DETECTED. THE RECEIVER 
WILL BE RE-ENABLED UPON DETECTION OF THE 
NEXT FLAG. 
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FIFO). The flags and other control characters are not stored in the FIFO. Then two 
bits are set in the HDLC Status Register. These indicate whether the byte to be 
read from the FIFO is the first, middle, or last byte of the packet. The last byte is 
also marked as to whether it has a good FCS or bad FCS. 
An interrupt can be sent when the FIFO is full depending on the Interrupt Mask 
Register. When the FIFO is full, all attempts to write to it will be ignored until the 
data is read. Therefore, further incoming data will be lost. If an abort signal is 
received, the last byte of the aborted packet is written to the FIFO with ’’bad FCS” 
set. A bit is also set in the Interrupt Status Register to indicate this condition. 
Interrupt Control Mechanism - Intel 8259A 
When an HDLC/LAP-D event has occurred in a MT8930, the microprocessor is 
to receive an interrupt. Recall, in the central office design, eight MT8930’s are daisy- 
chained. Therefore, eight interrupts may be generated asynchronously. To control 
the interface to the Motorola 6809 microprocessor, an Intel 8259A Programmable 
Interrupt Controller is used. The 8259A will be the focal point for all eight interrupts. 
As HDLC events occur, the MT8930s will send interrupts to the 8259A. The 8259A 
will in turn send an interrupt to the MC6809. The MC6809 will then be able to read 
a status register in the 8259A to determine exactly which MT8930 sent the interrupt. 
The MC6809 can then access the appropriate information in the specified chip. This 
simplifies the MC6809’s administrative duties tremendously. 
A block diagram of the Intel 8259A is shown in Figure 4.12. 
A single 8259A can control eight interrupts; these devices can also be cascaded 
to monitor up to 64 interrupts. The Interrupt Request Register (IRR) stores all 
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INTA I NT 
Figure 4.12: Intel 8259A programmable interrupt controller block diagram 
interrupt requests that have occurred. The In Service Register (ISR) stores which 
interrupts are being serviced. The Priority Resolver can be programmed to address 
high level interrupts first. Masking of certain interrupts can be performed through 
the Interrupt Mask Register (IMR). 
The 8259A can be used in several modes that provide a variety of interrupt 
services. To choose between the options available on the 8259A, a few command 
words must be generated by the microprocessor and transmitted to the 8259A. Two 
types of command words must be generated: Initialization Control Words (ICWs) 
and Operation Command Words (OCWs). The ICWs are used to initialize the 8259A 
and bring it to an operational point. The ICWs consist of four different command 
words: 
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1. ICW 1 - sets up the starting address of the interrupt service routines in the 
microprocessor so the 8259A can return this address when prompted; 
2. ICW 2 - used along with ICW 1 for the same purpose 
3. ICW 3 - distinguishs between master and slave functions when several 8259A’s 
are cascaded; 
4. ICW 4 - signifies which mode the 8259A is operating in. 
OCWs instruct the 8259A to operate in various interrupt modes with various priority 
schemes. There are three OCWs: 
1. OCW 1 - sets and clears the masks bits which indicate which interrupts are 
enabled 
2. OCW 2 - controls the rotation scheme for interrupt priorities and the end of 
interrupt mode 
3. OCW 3 - enables a special masked mode of operation. 
The programming required for initializing the 8259A for use in the central office 
design is very simple. Because the MC6809 processor is not a standard interface to 
the 8259A, the addresses of the Interrupt Service Routines will not originate with 
the 8259A. The microprocessor itself must keep track of the addresses. In addition, 
only one 8259A will be used so no master/slave is necessary. Therefore, the ICWs to 
the 8259A will consist of only ICW 1 set to indicate a single 8259A in operation. 
Since the interrupts received should be treated with equal priority, the Automatic 
Rotation mode of priority levels will be selected. In this mode, all interrupts will be 
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treated with equal priority initially. Once a device causes an interrupt and is serviced, 
it will be placed at the bottom of the priority scheme so all other devices can have 
better opportunity to be serviced. If this were not the case, some devices may be in a 
continual wait state. Another option required is to allow the microprocessor to issue 
a special command when the End of Interrupt (EOI) occurs and not allow the 8259A 
to reset interrupts itself. This leaves complete control with the microprocessor. To 
choose these options, the following OCWs are needed: 
• OCW 1 should enable all eight interrupts 
• OCW 2 should choose rotation priority and specific EOI (R=l, EOI=l, SL=1). 
Microprocessor System 
The microprocessor system on the T-interface board consists of a Motorola 6809 
microprocessor, a Hitachi 6264 8K x 8 bit static RAM, an Intel 27512 Erasable 
Programmable Read Only Memory (EPROM), and an Integrated Device Technology, 
Inc. (IDT) 7130SA/LA IK x 8 bit Dual-Port RAM. 
Motorola 6809 
The Motorola 6809 is an 8-bit microprocessor. It has two 8-bit accumulators 
(registers A and B) which can be concatenated to form one 16-bit accumulator (reg¬ 
ister D). Two 16-bit index registers are also provided (registers X and Y) along with 
two 16-bit indexable stack pointers. The index registers are used in the indexed mode 
of addressing. The hardware stack pointer (S) is used by the MC6809 during sub¬ 
routine calls and interrupts. The stack pointers point to the top of the stack (not to 
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the next free location). The user stack pointer (U) is controlled by the programmer. 
The MC6809 has three hardware interrupt options: Non-Maskable Interrupt, 
Fast-Interrupt Request, and Interrupt Request. For the central office design, the Non- 
Maskable Interrupt will be used for the Dual-Port RAM, and the simple Interrupt 
Request will be used for the MT8930 series of interrupts. 
Memory map 
The MC6809 will be responsible for directly addressing and controlling five chips: 
• RAM 
• Dual-Port RAM 
• Interrupt Controller 
• Multiplexer (to access the eight MT8930s) 
• EPROM 
The memory map employed in this project is shown in Figure 4.13. 
IDT 7130SA/LA dual-port RAM 
The IDT7130SA/LA Dual-Port RAM allows shared access to memory for two 
processors. Two independent ports with separate control, address, and I/O pins are 
provided which permit independent asynchronous access for reads and writes to any 
location in memory. 
An interrupt flag is included which can be used to streamline communication 
between ports or systems. When this option is chosen, a memory location (mail box) 
64 K 
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ADDRESS 
" FFFF 
EPROM 
16K 
12K 
8K 
0 
“"MUX 
NTR CTL 
DP-RAM 
RAM 
3FFF 
37FF 
2FFF 
1FFF 
Figure 4.13: Memory map scheme 
is assigned to each system. When one system writes to the specified location, an 
interrupt is sent to the other system and vice versa. This interrupt is cleared when 
the assigned memory location is read. The MC6809 on the T-interface board will use 
this option to inform the PC of incoming signaling information packets. The PC will 
also use this interrupt flag to alert the MC6809 of packets originating in the PC for 
transmission. 
Because both processors will be accessing the shared memory, there is a pos¬ 
sibility for contention. If both left and right ports are active and both addresses 
match, some sort of arbitration must be performed. Arbitration logic is included on 
the IDT7130SA/LA which will resolve an address match or chip enable match down 
to five nanoseconds minimum and determine which port has access [2]. A BUSY flag 
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is set for the port that does not gain access. 
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CHAPTER 5. CONCLUSION 
The realization of this project is a working ISDN central office that can be used 
in a laboratory setting. Currently, it will allow up to 64 S/T-interface devices or 
8 U-interface devices to communicate through the Basic Rate Interface technology. 
Enough capacity is built into this system that eventually 256 inputs and 256 outputs 
can be switched. Mitel Corporation chips are used to provide the ISDN user interface. 
A Motorola microprocessor provides the intelligence of the interface cards and an 
IBM-compatible Personal Computer performs higher level software and monitoring 
operations. 
After designing, assembling, and wiring the T-Interface Card, I performed basic 
hardware and interface testing. Communication with the PC was established and 
diagnostics were run on each chip used on the board. The registers were set in the 
MT8930s to select the proper interrupt scheme and the 8259A was programmed for 
interrupt control. The mailbox Dual-Port RAM was used and the interrupts were 
tested between the MC6809 and the PC. 
Since another student is currently developing the U-Interface card, it was not 
possible to test the interaction between the S/T-Interface and the U-Interface boards. 
A thesis project planned for late 1991 will include the development and coding of the 
software required for LAP-D and Q.931 protocol functionality. It is hoped that 
52 
future enhancements to the central office will also include a Primary Rate Interface 
capability. 
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APPENDIX A. MT8930 MICROPROCESSOR INTERFACE 
REGISTER DEFINITIONS 
Table A.l: Master control register - read/write address 00000 (binary) 
BIT NAME DESCRIPTION 
B7-B3 NA KEEP AT 'O' FOR NORMAL OPERATION. 
B2 NDA/IRQ THE STATE OF THIS PIN WILL SELECT 
THE MODE OF THE IRQ/NDA PIN. A 'O' 
WILL ENABLE THE IRQ PIN FOR HDLC 
INTERRUPTS. A '1' WILL ENABLE THE 
NEW DATA AVAILABLE SIGNAL WHICH 
IDENTIFIES THE ACCESS TIME TO THE 
SYNCHRONOUS REGISTERS. (IF NDA IS 
ENABLED, THE HDLC INTERRUPTS ARE 
DISABLED). 
B1 M/SEN A 'O' WILL ENABLE THE TRANSMISSION 
OF THE M OR S BIT AS SELECTED IN 
THE NT MODE C-CHANNEL REGISTER. 
THE SELECTION OF M OR S IS 
DETERMINED BY THE HALF SIGNAL. A 
'1' WILL DISABLE THIS FEATURE 
FORCING THE M AND S BITS TO BINARY 
ZERO. 
BO P/SC THE PARALLEL/SERIAL CONTROL BIT 
SELECTS THE SOURCE OF THE CONTROL 
CHANNEL. IF 'O', THEN THE C- 
CHANNEL REGISTER IS ACCESSED 
THROUGH THE MICROPROCESSOR PORT. 
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Table A.2: ST-BUS control register - read/write address 00001 (binary) 
BIT NAME DESCRIPTION 
B7 CH3 i IF '1', THEN THE INPUT ST-BUS CHANNEL 3 IS 
ENABLED. IF 'O', THEN THE CHANNEL IS 
DISABLED AND WILL READ FF. 
B6 CH2i IF '1', THEN THE INPUT ST-BUS CHANNEL 2 IS 
ENABLED. IF 'O', THEN THE CHANNEL IS 
DISABLED AND WILL READ FF. 
B5 CHli IF '1', THEN THE INPUT ST-BUS CHANNEL 1 IS 
ENABLED. IF 'O', THEN THE CHANNEL IS 
DISABLED AND WILL READ 00. 
B4 CHOi IF '1', THEN THE INPUT ST-BUS CHANNEL 0 IS 
ENABLED. IF 'O', THEN THE CHANNEL IS 
DISABLED AND WILL READ FF. 
B3 CH3o IF '1', THEN THE OUTPUT ST-BUS CHANNEL 3 
IS ENABLED. IF 'O', THEN THE CHANNEL IS 
DISABLED AND IT WILL BE PLACED IN HIGH 
IMPEDANCE. 
B2 CH2o IF '1', THEN THE OUTPUT ST-BUS CHANNEL 2 
IS ENABLED. IF 'O', THEN THE CHANNEL IS 
DISABLED AND IT WILL BE PLACED IN HIGH 
IMPEDANCE. 
B1 CHlo IF '1', THEN THE OUTPUT ST-BUS CHANNEL 1 
IS ENABLED. IF 'O', THEN THE CHANNEL IS 
DISABLED AND IT WILL BE PLACED IN HIGH 
IMPEDANCE. 
BO CH0O IF '1', THEN THE OUTPUT ST-BUS CHANNEL 0 
IS ENABLED. IF 'O', THEN THE CHANNEL IS 
DISABLED AND IT WILL BE PLACED IN HIGH 
IMPEDANCE. 
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Table A.3: C-Channel control register - write address 01000 (binary) and B0=0 
BIT NAME DESCRIPTION 
B7 AR SETTING THIS BIT WILL INITIATE THE ACTIVATION 
OF THE S-BUS. IF 'O', THE DEVICE WILL REMAIN 
IN THE PRESENT STATE. 
B6 DR SETTING THIS BIT WILL INITIATE THE 
DEACTIVATION OF THE S-BUS. IF 'O', THE DEVICE 
WILL REMAIN IN ITS PRESENT STATE. THIS BIT 
HAS PRIORITY OVER AR. 
B5 DinB IF '1', THE D-CHANNEL WILL BE PLACED IN THE 
B1 TIME SLOT ALLOCATING 64 KBPS TO THE D- 
CHANNEL. IF 'O', THE D-CHANNEL WILL ASSUME 
ITS POSITION WITH A 16 KBPS BANDWIDTH. 
B4 TIMING A '0' WILL SET THE NT IN A SHORT PASSIVE BUS 
CONFIGURATION USING A FIXED TIMING SOURCE (NO 
COMPENSATION FOR LINE LENGTH). A '1' WILL SET 
THE NT IN A POINT-TO-POINT OR EXTENDED' 
PASSIVE BUS CONFIGURATION WITH ADAPTIVE 
TIMING COMPENSATION. 
B3 M/S THIS BIT REPRESENTS THE STATE OF THE 
TRANSMITTED M/S-BIT. M WHEN HALF=0 AND S WHEN 
HALF=1. 
B2 HALF THE STATE OF THIS BIT IDENTIFIES WHICH HALF 
OF THE FRAME WILL BE TRANSMITTED ON THE S- 
BUS. 
B1 TxMFR A '1' IN THIS BIT WILL FORCE THE TRANSMISSION 
OF A MULTIFRAME SEQUENCE IN THE Fa AND N BITS 
i.e. Fa=l AND N=0. A '0' WILL RESUME NORMAL 
OPERATION i.e. Fa=0 AND N=1. 
BO 
— 
RegSel IF THE REGISTER SELECT BIT IS SET TO '1', THE 
CONTROL REGISTER IS REDEFINED AS THE 
DIAGNOSTIC REGISTER. A '0' GIVES ACCESS TO 
THE CONTROL REGISTER. 
Table A.4: C-Channel diagnostic register - write address 01000 (binary) and B0=1 
BIT NAME DESCRIPTION 
B7-B6 LOOP THE STATUS OF THESE 2 BITS DETERMINE WHICH 
TYPE OF LOOPBACK IS TO BE PERFORMED: 
B7-B6 TYPE 
0-0 NO LOOPBACK ACTIVE 
0- 1 NEAR END LOOPBACK LTx TO LRx 
1- 0 DIGITAL LOOPBACK DSTi TO DSTo 
1-1 REMOTE LOOPBACK LRx TO LTx 
B5 FSync IF '1', THE DEVICE WILL MAINTAIN FRAME 
SYNCHRONIZATION EVEN AFTER LOSING THE FRAMING 
SEQUENCE. IF 'O', SYNCHRONIZATION WILL BE 
DECLARED WHEN 3 CONSECUTIVE FRAMING SEQUENCES 
HAVE BEEN DETECTED WITHOUT ERROR. 
B4 FLv IF '1', THE FRAME SYNC SEQUENCE WILL VIOLATE 
THE BIPOLAR VIOLATION ENCODING RULE. IF 'O', 
THE FRAMING PATTERN RESUMES NORMAL OPERATIONS 
i.e. FRAMING BIT IS BIPOLAR VIOLATION. 
B3 IDLE SETTING THIS BIT TO '1' WILL FORCE AN ALL 0'S 
SIGNAL TO BE TRANSMITTED ON THE LINE. 
B2 ECHO SETTING THIS BIT TO '1' WILL FORCE ALL D-ECHO 
BITS (E) TO ZERO. 
B1 SLAVE IF '1', THE DEVICE WILL OPERATE IN A NT SLAVE 
MODE. THIS ALLOWS THE DEVICE TO BE USED AT 
THE TERMINAL EQUIPMENT END OF THE LINE WHILE 
RECEIVING ITS CLOCKS FROM AN EXTERNAL SOURCE. 
BO RegSel IF THE REGISTER SELECT BIT IS SET TO '1', THE 
CONTROL REGISTER IS REDEFINED AS THE 
DIAGNOSTIC REGISTER. A '0' GIVES ACCESS TO 
THE CONTROL REGISTER. 
Table A.5: Status register 
BIT NAME DESCRIPTION 
B7 SYNC/BA THIS BIT IS SET WHEN THE DEVICE HAS 
ACHIEVED FRAME SYNCHRONIZATION WHILE 
THE ACTIVATION REQUEST IS ASSERTED 
(DR=0 AND AR=1). IF THERE IS A 
DEACTIVATION REQUEST OR AR IS LOW (DR=1 
OR AR-0), THIS BIT INDICATES THE 
PRESENCE OF BUS ACTIVITY. 
B6-B5 IS0-IS1 BINARY ENCODED STATE SEQUENCE: 
IS0-IS1 
0- 0 DEACTIVATED 
1- 0 PENDING ACTIVATION 
0- 1 PENDING DEACTIVATION 
1- 1 ACTIVATED 
B4 RxMCH THE STATE OF THIS BIT REFLECTS THE 
RECEIVED MAINTENANCE CHANNEL WHICH IS 
RECEIVED IN THE Fa BIT FOLLOWING THE 
MFR SIGNAL (Q-CHANNEL). THIS BIT WILL 
ALWAYS REMAIN ONE IF THE MFR SIGNAL IS 
NEVER ASSERTED. 
B3-B0 NA THESE BITS WILL READ ' 1' . 
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APPENDIX B. MT8930 HDLC REGISTER DEFINITIONS 
Table B.l: HDLC control register 1 - read/write address 00010 (binary) 
BIT NAME DESCRIPTION 
B7 TxEn A '1' ENABLES THE HDLC TRANSMITTER FOR THE 
SELECTED D-CHANNEL (i.e. ST-BUS OR S-BUS). A 
'O' DISABLES THE HDLC TRANSMITTER (i.e. AN 
ALL l'S SIGNAL WILL BE SENT). 
B6 RxEn A '1' ENABLES THE HDLC RECEIVER FOR THE 
SELECTED D-CHANNEL (i.e. ST-BUS OR S-BUS). A 
'O' DISABLES THE HDLC RECEIVER (i.e. AN ALL 
l'S SIGNAL WILL BE RECEIVED). 
B5 ADRec IF '1', THEN THE ADDRESS RECOGNITION IS 
ENABLED. THIS FORCES THE RECEIVER TO 
RECOGNIZE ONLY THOSE PACKETS HAVING THE 
UNIQUE ADDRESS AS PROGRAMMED IN THE RECEIVE 
ADDRESS REGISTERS OR IF THE ADDRESS BYTE IS 
THE ALL-CALL ADDRESS (ALL Is). IF 'O', THEN 
THE ADDRESS RECOGNITION IS DISABLED AND 
EVERY VALID PACKET IS STORED IN THE RECEIVED 
FIFO. 
B4 TxPrtSel THIS BIT SELECTS THE PORT OF THE HDLC 
TRANSMITTED D-CHANNEL. IF '1' , SELECTS THE 
S-BUS PORT. IF 'O', SELECTS THE ST-BUS PORT. 
B3 RxPrtSel THIS BIT SELECTS THE PORT OF THE HDLC 
RECEIVED D-CHANNEL. IF '1', SELECTS THE S- 
BUS PORT. IF 'O', SELECTS THE ST-BUS PORT. 
B2 IFTF THIS BIT SELECTS THE INTERFRAME TIME FILL. A 
'1' SELECTS CONTINUOUS FLAGS. A '0' SELECTS 
AN ALL IS IDLE STATE. 
B1 NA KEEP AT '0' FOR NORMAL OPERATION. 
BO HLoop A '1' WILL ACTIVATE THE HDLC LOOPBACK WHERE 
THE TRANSMITTED D-CHANNEL IS LOOPED BACK TO 
THE RECEIVED D-CHANNEL. THE TRANSMISSION OF 
THE PACKET IS NOT AFFECTED. A 'O' DISABLES 
THE LOOPBACK. 
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Table B.2: HDLC control register 2 - write address 00011 (binary) 
BIT NAME DESCRIPTION 
B7-B5 NA KEEP AT 'O' FOR NORMAL OPERATION. 
B4 TRANS A '1' WILL PLACE THE HDLC IN A TRANSPARENT 
MODE. THIS WILL PERFORM THE SERIAL TO 
PARALLEL OR PARALLEL TO SERIAL CONVERSION 
WITHOUT INSERTING OR DELETING THE OPENING 
AND CLOSING FLAGS, CRC BYTES, OR ZERO 
INSERTION. THE SOURCE OR DESTINATION OF THE 
DATA IS DETERMINED BY THE PORT SELECTION 
BITS IN THE HDLC CONTROL REGISTER 1. 
B3 RxRst A '1' WILL RESET THE RECEIVE FIFO. THIS 
CAUSES THE RECEIVER TO BE DISABLED UNTIL 
THE RECEPTION OF THE NEXT FLAG. (THE STATUS 
REGISTER WILL IDENTIFY THE RxFIFO AS BEING 
EMPTY). 
B2 TxRst A '1' WILL RESET THE TRANSMIT FIFO. THIS 
CAUSES THE TRANSMITTER TO CLEAR ALL DATA IN 
THE TxFIFO. 
B1 FA A '1' WILL TAG THE NEXT BYTE WRITTEN TO THE 
TRANSMIT FIFO AND CAUSE AN ABORT SEQUENCE 
TO BE TRANSMITTED ONCE IT REACHES THE 
BOTTOM OF THE FIFO. 
BO EOP A '1' WILL TAG THE NEXT BYTE WRITTEN TO THE 
TRANSMIT FIFO AND CAUSE AN END OF PACKET 
SEQUENCE TO BE TRANSMITTED ONCE IT REACHES 
THE BOTTOM OF THE FIFO. 
Table B.3: HDLC status register - read address 00011 (binary) 
BIT NAME DESCRIPTION 
B7-B6 RxBYTE 
STATUS 
THESE TWO BITS INDICATE THE STATUS OF 
THE RECEIVED BYTE WHICH IS READY TO BE 
READ FROM THE RECEIVED FIFO. THE STATUS 
IS ENCODED AS FOLLOWS: 
B7 - B6 
0-0 PACKET BYTE 
0- 1 FIRST BYTE 
1- 0 LAST BYTE (GOOD FCS) 
1-1 LAST BYTE (BAD FCS) 
B5-B4 RxFIFO 
STATUS 
THESE TWO BITS INDICATE THE STATUS OF 
THE RECEIVE FIFO ENCODED AS: 
B5 - B4 
0-0 RxFIFO EMPTY 
0- 1 <=14 BYTES 
1- 0 RxFIFO OVERFLOW 
1-1 >=15 BYTES 
B3-B2 TxFIFO 
STATUS 
THESE TWO BITS INDICATE THE STATUS OF 
THE TRANSMIT FIFO AS FOLLOWS: 
B3 - B2 
0-0 TxFIFO FULL 
0- 1 >= 5 BYTES 
1- 0 TxFIFO EMPTY 
1-1 <= 4 BYTES 
B1 IDLE IF '1', AN IDLE CHANNEL STATE HAS BEEN 
DETECTED. 
BO INT IF ' 1' , AN UNMASKED ASYNCHRONOUS 
INTERRUPT HAS BEEN DETECTED. 
Table B.4: HDLC address recognition register 1- read/write address 00110 (binary) 
BIT NAME DESCRIPTION 
B7-B2 R1A7- 
R1A2 
A SIX BIT MASK USED TO INTERROGATE 
THE FIRST BYTE OF THE RECEIVED 
ADDRESS (WHERE B7 IS MSB). IF ADDRESS 
RECOGNITION IS ENABLED, ANY PACKET 
FAILING THE ADDRESS COMPARISON WILL 
NOT BE STORED IN THE Rx FIFO. 
B1 NA NOT APPLICABLE TO ADDR RECOGNITION. 
BO AlEn IF 'O', THE FIRST BYTE OF THE ADDRESS 
FIELD WILL NOT BE USED DURING ADDRESS 
RECOGNITION. IF '1' AND THE ADDRESS 
RECOGNITION IS ENABLED, THE 6 MOST 
SIGNIFICANT BITS OF THE FIRST ADDRESS 
BYTE WILL BE COMPARED WITH THE FIRST 
6 BITS OF THIS REGISTER. 
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Table B.5: HDLC address recognition register 2- read/write address 00111 (binary) 
BIT NAME DESCRIPTION 
B7-B1 R2A7- 
R2A1 
A SEVEN BIT MASK USED TO INTERROGATE THE 
SECOND BYTE OF THE RECEIVED ADDRESS 
(WHERE B7 IS MSB). IF ADDRESS 
RECOGNITION IS ENABLED, ANY PACKET 
FAILING THE ADDRESS COMPARISON WILL NOT 
BE STORED IN THE Rx FIFO. THIS MASK IS 
IGNORED IF THE ADDRESS IS A BROADCAST. 
BO A2En IF 'O', THE SECOND BYTE OF THE ADDRESS 
FIELD WILL NOT BE USED DURING ADDRESS 
RECOGNITION. IF '1' AND THE ADDRESS 
RECOGNITION IS ENABLED, THE SEVEN MOST 
SIGNIFICANT BITS OF THE SECOND ADDRESS 
BYTE WILL BE COMPARED WITH THE FIRST 
SEVEN BITS OF THIS REGISTER. 
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Table B.6: HDLC interrupt mask register - write address 00100 (binary) 
BIT NAME DESCRIPTION 
B7 'EnGA A ' 1' WILL ENABLE THE GO-AHEAD INTERRUPT 
SIGNAL WHICH IS IDENTIFIED BY THE 
RECEPTION OF 01111110. A 'O' WILL DISABLE 
IT. 
B6 EnEOPD A '1' WILL ENABLE THE RECEIVED END OF 
PACKET INTERRUPT. A '0' WILL DISABLE IT. 
B5 EnTEOP A '1' WILL ENABLE THE TRANSMIT END OF 
PACKET INTERRUPT. A '0' WILL DISABLE IT. 
B4 EnFA A '1' WILL ENABLE THE FRAME ABORT 
INTERRUPT. A '0' WILL DISABLE IT. 
B3 EnTxFL A '1-' WILL ENABLE THE TRANSMIT FIFO LOW 
INTERRUPT. A '0' WILL DISABLE IT. 
B2 EnTxFun A '1' WILL ENABLE THE TRANSMIT FIFO 
UNDERRUN INTERRUPT. A '0' WILL DISABLE. 
B1 EnRxFF A '1' WILL ENABLE THE RECEIVE FIFO FULL 
INTERRUPT. A '0' WILL DISABLE IT. 
BO EnRxFov A '1' WILL ENABLE THE RECEIVE FIFO 
OVERFLOW INTERRUPT. A '0' WILL DISABLE. 
67 
Table B.7: HDLC interrupt status register - read address 00100 (binary) 
BIT NAME DESCRIPTION 
B7 GA A '1' INDICATES THAT A GO-AHEAD SEQUENCE 
HAS BEEN DETECTED ON THE RECEIVED HDLC D- 
CHANNEL. 
B6 EOPD A '1' INDICATES THAT AN END OF PACKET HAS 
BEEN DETECTED ONT THE HDLC RECEIVER. THIS 
CAN BE IN THE FORM OF A FLAG, AN ABORT 
SEQUENCE OR AS AN INVALID PACKET. 
B5 TEOP A ' 1' INDICATES THAT THE TRANSMITTER HAS 
FINISHED SENDING THE CLOSING FLAG OF THE 
LAST PACKET IN THE Tx FIFO. 
B4 FA A '1' INDICATES THAT THE RECEIVER HAS 
DETECTED A FRAME ABORT SEQUENCE ON THE 
RECEIVED DATA STREAM. 
B3 TxFL A '1' INDICATES THAT THE DEVICE HAS ONLY 
4 BYTES REMAINING IN THE Tx FIFO. THIS 
BIT HAS SIGNIFICANCE ONLY WHEN THE Tx 
FIFO IS BEING DEPLETED AND NOT WHEN IT IS 
GETTING LOADED. 
B2 TxFun A '1' INDICATES THAT THE Tx FIFO IS EMPTY 
WITHOUT BEING GIVEN THE 'END OF PACKET' 
INDICATION. THE HDLC WILL TRANSMIT AN 
ABORT SEQUENCE AFTER ENCOUNTERING AN 
UNDERRUN CONDITION. 
B1 RxFF A '1' INDICATES THAT THE HDLC CONTROLLER 
HAS ACCUMULATED AT LEAST 15 BYTES IN THE 
Rx FIFO. 
BO RxFov A '1' INDICATES THAT THE Rx FIFO HAS 
OVERFLOWN (i.e. AN ATTEMPT TO WRITE TO A 
FULL RX FIFO). THE HDLC WILL ALWAYS 
DISABLE THE RECEIVER ONCE THE RECEIVE 
OVERFLOW HAS BEEN DETECTED. THE RECEIVER 
WILL BE RE-ENABLED UPON DETECTION OF THE 
NEXT FLAG. 
